In this paper, an ultra-low power variable-resolution sigma-delta (Σ∆) modulator for biomedical application is presented. The resolution of proposed modulator can be adjusted by switching its sampling frequency and architecture. The architecture is switched between secondorder single-loop modulator and fourth-order cascaded second stage noise shaped modulator to reach different resolution requirement. The proposed sigma-delta modulator is implemented by single phase integrators based on a fully differential switched-capacitor circuit. The digital cancellation logic is embedded in the chip so that it would easily be integrated with biomedical instrument for effective acquisition. Experimental results of the proposed variable-resolution Σ∆ modulator fabricated in standard CMOS 0.18 µm technology confirm the expected specifications from 65 dB signalto-noise distortion to 96 dB with 1 kHz bandwidth and power consumption range from 48 µW to 360 µW with a 1.8 V battery supply.
Introduction
With the rapid advancement of the microelectronics process in the recent years, low power integrated circuits for biomedical application have been widely used to acquire or analyze the vital physiological signals [1] , [2] . Different biomedical signals are with different signal bandwidths from dc to 10 kHz and amplitudes from a few micro-volts to several hundreds of millivolts [3] . Therefore several medical portable commercial devices are only oriented for specific biomedical signals and are not suitable for other bio-signals. These systems that comprise a low-noise programmable gain amplifier, an anti-aliasing filter and a Nyquist-rate ADC that introduce performance limitations such as limit resolution and fixed signal bandwidth that are determined by the cutoff frequency of anti-aliasing filter [4] . The high resolution analog-to-digital converter (ADC) with unfixed signal bandwidth becomes an essential component in medical devices for acquisition of several biomedical signals, besides; the frequency of physiological signal is low that Σ∆ modulator implemented by switch capacitor circuit does not need an additional anti-aliasing filter; with this property, Σ∆ modulator is the appropriate ADC structure for biomedical applications [4] - [6] . Figure 1 is the block diagrams of typical medical measurement devices and the one implemented by the Σ∆ modulator.
Low power consumption is the other critical point in portable medical instruments for monitoring applications [7] . But high resolution and low power consumption, as a trade off, would not exist simultaneously. In biomedical monitoring application, the signals are steady in usual time that needn't high resolution ADC to acquire, but when diseases happen in human body, the signals become unsteady and varying acutely. These unsteady signals with drastically variation are usually important than others in diagnosis and need higher resolution ADC for accurate analysis that can help doctors diagnose immediately. The ADC which can adjust its resolution in response to the biomedical signals' condition should be implemented in medical portable instruments for increasing power efficiency. The proposed Σ∆ modulator in this paper is suitable for battery-powered portable medical equipment such as, electrooculogram (EOG), electroencephalogram (EEG), electrocardiogram (ECG) and eletromyogram (EMG) but not for axon action potential (1 kHz to 10 kHz bandwidth). EMG is the most challenging biomedical signal in design because it has the highest frequency (1 kHz) and the widest amplitude range (10 −1 to 10 −5 volt) of these signals [2] . The signal-tonoise distortion ratio (SNDR) of Σ∆ modulator can be modified by the oversampling ratio and the order of the modulator [8] . In order to adjust the resolution, the architecture of presented Σ∆ modulator can be switched between the secondorder and the fourth-order modulator and the oversampling ratio can be switched between 64 and 256. Furthermore, the single phase integrator technique is employed to improve the dynamic performance. In this technique, the integration can be completed twice in a clock period that can reduce power dissipation by 50% compared with conventional switched capacitor integrator [4] , [9] . The modulator has the embedded digital canceling logic to relax the digital circuit complexity and can be easily integrated with commercial digital filter chip to implement the medical equipment. The measured SNDR in a bandwidth of 1 kHz is about 65 dB Copyright c 2007 The Institute of Electronics, Information and Communication Engineers (ENOB∼10 bit) at the second-order modulator with 64 oversampling ratio and 96 dB (ENOB∼16 bit) at the fourth-order modulator with 256 oversampling ratio. The power consumption is in the range from 48 µW to 360 µW. It could be used for patients monitoring systems that can decrease death rate in emergency or home monitoring case.
Proposed Sigma-Delta Modulator Design

System Consideration
In this paper, a novel variable resolution Σ∆ modulator ADC architecture is proposed to replace the ADC in conventional product that adopts two different ADC with different specifications or one with high specification and high power consumption, therefore it can significantly reduce the chip area and save power consumption in the biomedical application. The proposed modulator architecture is based on the 2+2 fourth-order multi-stage noise shaped (MASH) Σ∆ modulator comprises four integrators, two comparators, two one-bit digital to analog converters (DAC), a clock generator with divider and a digital canceling logic, as presented in Fig. 2 . The components of 2+2 Σ∆ modulator are all turned on with higher sampling rate (frequency divider is turned off) that induces higher resolution for advanced analysis when needed. Normally, the first stage components are turned off to save power consumption and biomedical signal is converted only by the second stage 2nd order Σ∆ modulator with lower sampling rate (frequency divider is turned on). The secondorder Σ∆ modulator is absolutely stable because it has only two poles and proposed 2 − 2 MASH Σ∆ modulator also has the advantage that is suitable for unsteady biomedical signals in high resolution application [10] .
In the high order Σ∆ modulator design, the capacitor value of the first switch-capacitor circuit should be large enough to reduce the total thermal noise floor induced during sampling for high resolution application [11] . While the capacitor value in switch-capacitor circuit is large, the current driving ability of operational amplifier should be good enough to avoid the errors caused by low slew rate and slow settling time. As a result, the operational amplifier in the first switch-capacitor circuit consumes the most power so that we suggest the first stage should be turned off in normal condition to reduce the power consumption.
Single Phase Integrator
The Σ∆ modulator employing single-phase integrator technique can improve the dynamic performance and, simultaneously, reduce the circuit complexity, substrate noise and area [4] . Figure 3 shows the proposed modulator topology using single phase integrator technique. In phase 1, the first integrator is turned on for integration while the second one is turned off. In phase 2, the first integrator is turned off while the second is turned on that achieves the second-order Σ∆ modulator. The two integrators are turned on and off in different phase that reduce 50% power consumption of integrators compared with traditional Σ∆ modulator. The operational amplifier in first integrator consumes more power than the others to drive large capacitor and the 2nd order Σ∆ modulator implemented by single operational amplifier would consume more power (it integrates twice in the same component) [4] . The method for decreasing power of the first stage 2nd order Σ∆ modulator is by using two different operational amplifiers to replace the single one that can save additional power in phase 2 by low power integrator. Although the chip area would be increased doubled, the low power consumption is the most critical issue in biomedical applications.
The different gain parameters (a1-d2) are adjusted to the forward and feedback loops respectively to reduce the possibility of saturation of the integrator, thus ensuring the ADC linearity of among input signal amplitude range. The gain parameters except c1 are all 0.5 and c1, e1 are 2; they are the finest coefficients for 2 − 2 MASH Σ∆ modulator topology with optimum performance [12] . The circuits in proposed Σ∆ modulator are all fully differential architectures with following advantages: double input voltage swing, common-mode noise elimination, charge injection effect reduce and even order harmonic distortion extermination [13] .
The implemented integrator is the most critical block in Σ∆ modulator because it directly influences the performance by its non-ideal characteristics. Besides the single phase integrator technique, the correlated double sampling (CDS) integrators that employ switch-capacitor technology have high precision and low flicker noise [14] . Figure 4 is the differential CDS circuit diagram. The CDS integrator can eliminate the offset voltage of operational amplifier (OPAMP) or operational transconductance amplifier by its double sampling on additional capacitor Cos. The Σ∆ modulator implemented by single phase CDS integrators can re- duce not only layout matching error but also power consumption.
The Implemented OPAMP
In order to reduce the integrator non-ideal characteristics caused by operational amplifier for high resolution applications, the OPAMP should be designed toward high gain, high slew rate and high gain bandwidth [15] . The frequency of biomedical signals isn't high compared with other applications, although the sampling frequency ratio of Σ∆ modulator is higher than other Nyquist-rate ADCs, the OPAMP requirement for gain bandwidth and slew rate aren't very tight. For high gain and applicable input voltage swing, the two-stage OPAMP with ON/OFF switch is employed to implement single phase CDS integrator. In fully differential two-stage OPAMP design, it needs two common mode feedbacks (CMFB) in both stages to fix the output node's voltage level. Figure 5 presents the circuit diagrams of two-stage OPAMP with self CMFB and output stage CMFB circuit. The cross-coupled circuit (M51, M52, M61, and M62) is the self-CMFB that can fix the first stage common mode level by detecting the first stage output. The CMFB circuit of output-stage can be implemented by the amplifier based approach or switched-capacitor-common mode feedback (SC-CMFB). The SC-CMFB is the most popular method due to its simplicity and low power consumption. The SC-CMFB circuit controls the current sources in the output stage of OPAMP. In this design, the feedback signal is lead to the gates of M12 and M10 in the OPAMP. It builds a negative feedback to fix the output DC operating point of OPAMP at the common mode voltage (Vdd/2).
The switch that control operational amplifier ON/OFF is implemented in the bias circuit (Vbias) and the operational amplifier is turned off by dropping its bias reference voltage to Vdd. This switch is used to change the structure of proposed Σ∆ modulator and turn off operational amplifier in single phase CDS integrator.
Comparator and D/A Feedback Circuit
The comparator is the other essential component of Σ∆ modulator ADC. Dissimilar to Nyquist ADC, the comparator used in Σ∆ modulator is needed to work at high oversampling frequency and not at high accuracy. In general, most of proposed oversampling converters adopt one-bit quantizer due to inherent linearity. Figure 6 is the schematic of regenerative comparator [16] which is used as the quantizer. The transistors (M5-M6, M7, M10) are the switches of quantizer that can control the quantizer timer to make a half delay that system needs. The one-bit DAC utilizes voltage-controlled switches driven by the comparator outputs (Q, Qbar). The capacitor in one-bit DAC should be set proportional to the feedback parameters (b1-b2, d1-d2 as shown in Fig. 3 ). Figure 7 (a) presents the generator of nonoverlaping clocks. It provides four pairs of complementary clocks which are used to control the switches of correlated double sampling integrators and minimize the noises induced by charge injection. These clocks are also regarded as the digital canceling circuit's clock for Boolean operation and delay clock. Figure 7(b) is the waveform of these clocks. The clock Φ 1lat is used to drive the quantizer and it could create delay compared with integrator clock to acquire the correct signal from integrator.
Clock Generator
Digital Canceling Logic and Frequency Divider
In MASH Σ∆ modulator, it needs an additional digital canceling logic to recover the signals. The conventional digital canceling circuit is realized by software or off-chip microprocessor in biomedical applications. However, these digital blocks could be easily designed by simple logics. The basic components of digital canceling logic are adder and delay cell (it is shown in Fig. 3 ) that could be implemented by D-Flip-Flop and full-adder. Figure 8 shows D-Flip-Flop and full-adder designed by NAND gates which are used in this proposed Σ∆ modulator. The frequency divider with 2's multiple divisors can be implemented by simple cascade DFlip-Flop. In this work, the oversampling ratio is switched between 64 and 256 that need two D-Flip-Flops to accomplish. The digital canceling logic is turned off by setting its clock equal to zero in low-resolution mode.
Simulation and Experimental Results
The proposed variable-resolution Σ∆ modulator chips have been fabricated in a 0.18 µm six-metal one poly CMOS technology offered by Taiwan Semiconductor Manufacturing Co. (TSMC). Figure 9 presents the microphotograph of the Fig. 9 Microphotograph of proposed sigma-delta modulator. chip, whose core die area size is around 0.32 mm 2 . The simulation results are obtained by Hspice simulator. The simulation results of proposed two-stage OPAMP are described in Table 1 . The OPAMP of first integrator in first stage is designed toward higher specification than others in order to reduce the noise of first stage in high resolution Σ∆ modulator [13] . The simulated SNDR of proposed modulator is 98.2 dB (ENOB=16 bit) in forth-order MASH Σ∆ modulator with 256 oversampling ratio and 68 dB (ENOB=11 bit) in the second-order Σ∆ modulator with 64 oversampling ratio.
The proposed Σ∆ modulator is measured by using a high bandwidth oscilloscope (LECROY 6030A). The recorded pulse density modulated outputs are further analyzed using MATLAB to obtain their power spectrum. Figure 10 demonstrates the 4th order sigma-delta modulator output spectrum with FFT analysis and Fig. 11 demonstrates the 2nd order sigma-delta modulator output spectrum with FFT analysis. They show a SNDR of 96.8 dB and 65.68 dB, where the applied input signal frequency is 500 Hz and the calculation of DR, SNR and SNDR is based on 1 kHz bandwidth at the 128 kHz and 512 kHz sampling frequency. The measured power consumption is 48 µW under normal con- imum achieved resolution (16-bit) exceeds the requirement (10-bit) of biomedical applications and could be used for high advanced unknown biomedical analysis or acquisition of several biomedical signals with the same biomedical amplifier. The resolution of proposed modulator could be adjusted only by switching the stage of modulator in standard sampling rate that is called medium resolution mode in this work. Figure 12 presents the measured SNDR versus various input signal power under the same testing configuration in three different resolution modes. The experimental results of proposed Σ∆ modulator with previous work [6] are summarized in Table 2 .
In order to ensure the proposed modulator practicability, the real amplified lead I ECG and EEG signals are regarded as input signals. The voltage range of ECG is amplified to the 0.4 Vp-p to avoid the circuit saturation and the EEG signal is processed by the same biomedical amplifier. Figure 13 and Fig. 14 are the output ECG and EEG acquired by proposed chip in high resolution mode and software digital filter. It is apparent that the P, Q, R, S waveforms of ECG and EEG β wave, EOG induced by blink of EEG can be accurately acquired and showed by proposed Σ∆ modulator.
The proposed Σ∆ modulator is great for portable biomedical devices in monitoring and high resolution analysis applications due to its variable-resolution function and ultra-low power consumption.
Conclusion
An ultra-low power variable resolution Σ∆ modulator implemented by the single phase integrator technique has been presented in this paper. The resolution of the proposed modulator can be adjusted from 10-bit to 16-bit in 1 kHz bandwidth from dc which is suitable for EOG, EEG, ECG, EMG and it consumes from 48 µW to 360 µW in different operational conditions. The biomedical signals EEG, ECG can be accurately acquired by proposed modulator. It is one of the best solutions for efficient acquisition in medical instruments that can be used in monitoring and high resolution analysis applications.
